



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/584,158	06/22/2006	Yong-Sung Jeon	CU-4896 WWP	5062
26530	7590	03/31/2010	EXAMINER	
LADAS & PARRY LLP 224 SOUTH MICHIGAN AVENUE SUITE 1600 CHICAGO, IL 60604				SANDIFER, MATTHEW D
ART UNIT		PAPER NUMBER		
2193				
MAIL DATE		DELIVERY MODE		
03/31/2010		PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/584,158	<b>Applicant(s)</b> JEON ET AL.
	<b>Examiner</b> MATTHEW SANDIFER	<b>Art Unit</b> 2193

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If no period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED. (35 U.S.C. § 133).

Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 22 June 2006.

2a) This action is FINAL.      2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-12 is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 1-12 is/are rejected.

7) Claim(s) \_\_\_\_\_ is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on 22 June 2006 is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All    b) Some \* c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) Notice of References Cited (PTO-892)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date 8/3/06, 4/23/09

4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_

5) Notice of Informal Patent Application

6) Other: \_\_\_\_\_

**DETAILED ACTION**

1. The instant application having Application No. 10/584,158 filed on 6/22/2006 is presented for examination by the examiner.

***Examiner Notes***

2. Examiner cites particular columns and line numbers in the references as applied to the claims below for the convenience of the applicant. Although the specified citations are representative of the teachings in the art and are applied to the specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested that, in preparing responses, the applicant fully consider the references in entirety as potentially teaching all or part of the claimed invention, as well as the context of the passage as taught by the prior art or disclosed by the examiner.

***Claim Objections***

3. Claim 2 is objected to for the following informalities: the claim is cancelled, but is nonexistent in the claim listing of the instant application. If Claim 2 is cancelled, it must be clearly indicated in the listing of the claims. In order to be in compliance with the requirements of 37 CFR 1.121, the status of every claim must be indicated after its claim number by using one of the following identifiers in a parenthetical expression: (Original), (Currently amended), (Cancelled), (Withdrawn), (Previously presented), (New), and (Not entered).

***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1, 3-5 and 7-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Oerlemans (US 6,807,553) in view of Tran et al. (US 6,356,112) (hereinafter Tran).

As per Claim 1, Oerlemans discloses an apparatus for generating random numbers using digital logic (Column 1, lines 53-54, a digital circuit generates true random numbers); comprising a shift register which sequentially moves bit values stored therein (Figure 2 and Column 4, lines 1-8, circuit comprises a linear feedback shift register that shifts bit values through delay stages); a feedback circuit which performs a predetermined logic operation on the bit values stored in the shift register to generate a feedback signal, and which performs a predetermined logic operation on the feedback signal and the external signal and inputs a result of operation to the shift register (Figure 2 and Column 3, lines 60-65 and Column 4, lines 1-8, the feedback function is implemented by multiple-input XOR feedback circuit; multiple-input XOR circuit additionally accepts external random signal as input and outputs result to input of LFSR); an external signal generation circuit which generates an external signal input to the shift register (Figure 1 and Column 3, lines 60-65, the oscillator sampling circuit produces random noise signal that is input to the LFSR); and a fixed value prevention circuit that generates a signal with a value that allows an output of the input logic circuit to have a different value to a

value of an output of the shift register and inputs the generated signal to the input logic circuit when a logic value of the external signal is equivalent to all the bit values stored in the shift register (Figure 2 and Column 4, lines 8-20, the NOR feedback circuit generates a logic 1 signal input to the multiple-input XOR circuit when the LFSR state is all logic 0 and thus the LFSR feedback signal is logic 0, which generates a logic 1 signal output of the XOR circuit and input to the LFSR when the input random bit signal is logic 0 and the LFSR state is all logic 0).

Oerlemans does not explicitly disclose an input logic circuit, separate from the feedback circuit, which performs a predetermined logic operation on the feedback signal and the external signal and inputs a result of operation to the shift register.

However, Tran discloses a multiple-input XOR gate comprises multiple logic circuits (Figure 5 and Column 7, lines 10-19, an N-input XOR gate is comprised of multiple 2-input XOR circuits; therefore the multiple input XOR circuit of Oerlemans is a feedback logic circuit with an output connected to an input logic circuit).

Oerlemans and Tran are analogous art because both are directed to digital circuit implementations utilizing XOR gates.

Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to apply the multiple-input XOR implementation of Tran to the teachings of Oerlemans because it provides a fast and small XOR circuit architecture (Column 4, lines 8-19, the implementation provides an improved balance between circuit size and performance over previous designs).

As per Claim 3, Oerlemans discloses the apparatus of claim 1, wherein the signal output from the fixed value prevention circuit is at logic high (Column 4, lines 8-20, the NOR feedback circuit generates a logic 1 signal input to the multiple-input XOR circuit when the LFSR state is all logic 0).

As per Claim 4, Oerlemans disclose the apparatus of claim 1, wherein the external signal generation circuit generates a random signal (Column 2, lines 4-23, the free running oscillators are sampled to generate a random noise signal).

As per Claim 5, Oerlemans discloses the apparatus of claim 4, wherein the random signal is generated by sampling a sampled signal generated by a source that is different from a source of a sampling signal (Figure 1 and Column 2, lines 35-42 and Column 3, lines 37-44, the random noise signal is generated by sampling the signal generated by the free-running oscillators according to a separate system clock signal).

As per Claim 7, Oerlemans discloses a method of generating random numbers using digital logic (Column 1, lines 7-10, the circuit implements a technique of generating random numbers); comprising (a) sequentially moving bit values stored in a shift register (Figure 2 and Column 4, lines 1-8, a linear feedback shift register shifts bit values through delay stages); (b) performing a predetermined logic operation on the bit values stored in the shift register (Figure 2 and Column 4, lines 1-8, the feedback function is implemented by performing XOR on values stored in the shift register); (c) generating an external signal input to the shift register (Figure 1

and Column 3, lines 60-65, the oscillator sampling circuit produces random noise signal that is input to the LFSR); and (d) performing a predetermined operation on the feedback signal and the external signal and inputting a result of the operation to the shift register (Figure 2 and Column 3, lines 60-65 and Column 4, lines 1-8, multiple-input XOR circuit performs XOR on feedback signals and external random signal, and outputs result to input of LFSR).

Oerlemans does not explicitly disclose performing a predetermined operation to generate a feedback signal and separately performing a predetermined operation on the feedback signal and the external signal.

However, Tran discloses a multiple-input XOR gate comprises multiple logic circuits (Figure 5 and Column 7, lines 10-19, an N-input XOR gate is comprised of multiple 2-input XOR circuits; therefore the multiple input XOR circuit of Oerlemans first generates a feedback signal and subsequently performs an XOR operation on the feedback signal and the external signal).

Oerlemans and Tran are analogous art because both are directed to digital circuit implementations utilizing XOR gates.

Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to apply the multiple-input XOR implementation of Tran to the teachings of Oerlemans because it provides a fast and small XOR circuit architecture (Column 4, lines 8-19, the implementation provides an improved balance between circuit size and performance over previous designs).

As per Claim 8, Oerlemans discloses the method of claim 7, wherein during (d), the predetermined logic operation is further performed on an output of a fixed value prevention circuit that allows the result of the predetermined logic operation to be different to the bit values of the shift register, when a logic value of the external signal is equivalent to all the bit values stored in the shift register (Figure 2 and Column 4, lines 8-20, the NOR feedback circuit generates a logic 1 signal input to the multiple-input XOR circuit when the LFSR state is all logic 0 and thus the LFSR feedback signal is logic 0, which generates a logic 1 signal output of the XOR circuit and input to the LFSR when the input random bit signal is logic 0 and the LFSR state is all logic 0).

As per Claim 9, Oerlemans discloses the method of claim 8, wherein the output of the fixed value prevention circuit is at logic high (Column 4, lines 8-20, the NOR feedback circuit generates a logic 1 signal input to the multiple-input XOR circuit when the LFSR state is all logic 0).

As per Claim 10, Oerlemans discloses the method of claim 7, wherein the external signal is a random signal (Column 2, lines 4-23, the free running oscillators are sampled to generate a random noise signal).

As per Claim 11, Oerlemans discloses the method of claim 10, wherein the random signal is generated by sampling a sampled signal generated by a source that is different from a source of a sampling signal (Figure 1 and Column 2, lines 35-42 and Column 3, lines 37-44, the random

noise signal is generated by sampling the signal generated by the free-running oscillators according to a separate system clock signal).

6. Claims 6 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Oerlemans in view of Tran, and further in view of Tamamura et al. (US 5,001,361) (hereinafter Tamamura).

As per Claim 6, the apparatus of claim 5 is disclosed as described above.

Oerlemans in view of Tran does not explicitly disclose wherein sampling is performed both at rising and falling edges of the sampling signal generated by a source that is different from a source of the sampled signal.

However, Tamamura discloses wherein sampling is performed both at rising and falling edges of the sampling signal generated by a source that is different from a source of the sampled signal (Column 7, lines 21-26 and 34-39, a flip flop circuit samples the data input on the rising and falling edge of the system clock signal).

Oerlemans and Tamamura are analogous art because both are directed to digital circuit implementations utilizing flip flops.

Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to apply the flip flop circuit implementation of Tamamura to the sampling D-flip flop of Oerlemans because it provides for fast, non-erroneous operation (Column 7, lines 47-53, implementation is high-speed and eliminates erroneous operation).

As per Claim 12, the method of claim 11 is disclosed as described above.

Oerlemans in view of Tran does not explicitly disclose wherein sampling is performed both at rising and falling edges of the sampling signal generated by a source that is different from a source of the sampled signal.

However, Tamamura discloses wherein sampling is performed both at rising and falling edges of the sampling signal generated by a source that is different from a source of the sampled signal (Column 7, lines 21-26 and 34-39, a flip flop circuit samples the data input on the rising and falling edge of the system clock signal).

Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to apply the flip flop circuit implementation of Tamamura to the sampling D-flip flop of Oerlemans because it provides for fast, non-erroneous operation (Column 7, lines 47-53, implementation is high-speed and eliminates erroneous operation).

### ***Conclusion***

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

US 7,253,717 Method and system for communicating with and tracking RFID transponders, discloses LFSR random number generator with feedback circuit and fixed value prevention circuit

US 6,751,639 Method and apparatus for generating numbers, discloses shift register with external random bit source for generating random numbers

Kohlbrenner, P., The Design and Analyses of a True Random Number Generator in a Field Programmable Gate Array, MS Thesis, ECE Department, George Mason University, Dec 2003, discloses oscillator sampling as random bit source in FPGAs

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MATTHEW SANDIFER whose telephone number is (571) 270-5175. The examiner can normally be reached on 8:30am - 6pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lewis Bullock can be reached on (571) 272-3759. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/M. S./

Application/Control Number: 10/584,158  
Art Unit: 2193

Page 11

Examiner, Art Unit 2193

/Chat C. Do/  
Primary Examiner, Art Unit 2193